

Advanced VLSI (Project)

Module (24513)

Obaid Ullah Shah

TASK – 5 :

Presentation of results for a working and optimized design layout, **running at one GHz.**

Design Improvement


Replacing 24 bits adder by 19 bits adder

Changing multiplier coefficients for higher attenuation



Use of 2 CSD multipliers (positive coefficient for multiplier 10 and same negative coefficient for all other multiplier)

Tried to improve last design using in-built parameters, e.g., `compile_ultra`

19 bits CLA



Improvement in multiplier design



Comparison from previous result (FPGA & ASIC synthesis tool)

- Design is operable at 1.3 V and 1.2 V
- Use of single library CORESVTtyp13v at 1.3 V
- Use of different library at 1.2 V


WNS	LUT	FF
2.034	936	628
3.137	649	439

Voltage	Frequency	Attenuation	Slack	Total Cell Area	Dynamic Power	Cell Leakage Power	Metric
1.3 V	1000	-9.23618	0.0014	16229.719 819	24.8703 mW	1.7398 uW	2.9345780 42E8W ⁻²
1.3 V	1000	-13.959593	0.0003	12323.999 846	18.1615 mW	1.3420 uW	5.7275452 04E8 W ⁻²


Cadence Design Parameters and Results

- Use of single library CORESVTtyp13v at 1.3 V

Achieved Attenuation	-13.959593
Timing ($T_{\min}$ / $f_{\max}$)	1 ns / 1000 MHz
Power (P_{dyn} / P_{leak})	18.6256 mW / 1.342 μ W
Pipeline Stages	3
Metric	$5.584830138 \times 10^8 \text{ W}^{-2}$
Core Size	16432 μm^2
Chip Size	28299 μm^2
Core Utilization	74.99 %




Path Histogram



Chip layout

Frequency Response



THANK YOU