


# **Advance VLSI Chip Design (Module 24513) Phase 5**

Nirajan Shrestha

## Aim of the Phase 5

To present complete chip  
layout and its results using  
Cadence Innovus .

## Carry Select Adder (Fixed Bit)



# Wallace Tree Signed Extension Multiplier after CSD Recoding


Coefficient 4,5,15,16 "1111110111111000

CSD "0000001000001000

CSD MULTIPLIER 1

|     |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |              |  |  |     |
|-----|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|--------------|--|--|-----|
|     |   | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Bit Position |  |  |     |
| PP3 |   | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |   |   |   | CSA 1        |  |  |     |
| PP9 |   | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0 |   |   |   |   |   |   |   |   |   |              |  |  |     |
|     |   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |   |              |  |  |     |
|     |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |              |  |  |     |
|     |   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |              |  |  |     |
|     |   | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S  | S | S | 5 | 4 | 3 | 2 | 1 | S | 0 | 0 | 0            |  |  | CPA |
|     | C | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  | C  |   |   |   |   |   |   |   |   |   |   |              |  |  |     |

## Implementing Pipeline



## Final Parameters from FPGA & ASIC:


### 1. FPGA

|  | LUT  | FF     | WNS   |
|--|------|--------|-------|
|  | 2013 | ~ 1400 | 1.998 |

### 2. ASIC

| Cell Area        | Total Dynamic Power | Cell Leakage Power | Operating Voltage | Frequency | Slack |
|------------------|---------------------|--------------------|-------------------|-----------|-------|
| 26939.119<br>520 | 38.3699 mW          | 32.1094<br>uW      | 1.2 V             | 1000 MHz  | 0.002 |

## Chip Layout




**Core Utilization: 75%**

**Slack: 0.002**

**Core Margins: 20  $\mu$ M**

## Path Histogram






## Design Parameters:

| <b>Frequency Max.</b>        | 1000 MHz                |
|------------------------------|-------------------------|
| <b>Power (Pdyn / p leak)</b> | 38.3699 mW / 32.1094 uW |
| <b>Pipeline Stages</b>       | 2                       |
| <b>Core size</b>             | 35919.468 um (2)        |
| <b>Core utilization</b>      | 75%                     |
| <b>Chip Size</b>             | 52704.268 um (2)        |
| <b>Attenuation</b>           | 9.193380                |
|                              |                         |

# Frequency Response



# THANK YOU

## Questions!