

Selected Topics in VLSI Design (Module 24513)

course and contest

results of phase 5

Presentation of complete chip layout and its results.

Paul Zander




1.3 V synopsis

frequency f	1 GHz
# pipeline stages	3
attenuation	-11.298298
P_{dyn}	13.6535 mW
P_{leak}	119.8541 nW
metric	$6.90 \times 10^9 \text{ W}^{-2}$

Introductory Considerations


- reduce size to lower power consumption
- wires are not for free on real chips $\rightarrow$ higher P_{dyn}

Design



The Results


Frequency response of the FIR filter




the synthesis results

timing(T_{min} / f_{max})	1 ns / 1 GHz
power (P_{dyn} / P_{leak})	14.02 mW / 119.85 nW
pipeline stages	3
benchmark	$6.72 \times 10^9 \text{ W}^{-2}$
core size	$26\,765 \mu\text{m}^2$
core utilization	60.055 %

Core



Timing



Thank you for your attention!

